Flexible adjustment of on-chip inductor characteristics after a regular CMOS fabrication was realized by above-CMOS processing technique for RF SoC rapid prototyping. Wide tuning range and increased Q-value were achieved for the first time by newly developed pre-design method and Q-compensation method, respectively. By combining these techniques, effective L and Q values of the on-chip inductor can be independently and arbitrarily modified. Adjustment of the input impedance matching frequency of a low noise amplifier (LNA) has also been demonstrated.
Introduction
In order to shorten a period and to reduce a cost of RF SoCs development, we developed a novel on-chip inductor prototyping method using above-CMOS processing [1, 2] . In the above-CMOS metal-pattern method [2] illustrated in Fig. 1 , on-chip inductor characteristics are tuned by above-CMOS parasitic metal patterns formed on the passivation layer above the on-chip inductor. When the metal pattern ("Ring" or "Plate" shape) is placed on the center of the on-chip inductor, alternating magnetic field piercing the metal pattern induces eddy current and it disturbs the magnetic field, resulting in the decrease in the inductance (L). Metal patterns having parasitic capacitive coupling with the on-chip inductor increase the parallel capacitance of the inductor, resulting in the decrease in the self-resonant frequency (SRF), and effective increase in L, at a frequency below SRF. Therefore, by changing the shape of metal pattern to control eddy current flow and parasitic capacitance, the effective L value of the on-chip inductor can be modified. The above-CMOS metal patterns are formed in a chip-by-chip manner with simple processes (aluminum deposition & patterning with relaxed design rule), flexible adjustment of the on-chip inductor characteristics and the evaluation of the chip performance can be carried out on a trial-and-error basis with a short TAT and at a low cost.
However, there are two issues in the metal-pattern method. One is the limited tuning range. Since the above-CMOS metal pattern is formed on the thick passivation layer, parasitic capacitance added to the on-chip inductor is limited and the maximum increase in the effective L is therefore limited around 2-3%. The other is the degradation in a quality factor (Q). The addition of the parasitic components inevitably results in the increased loss and decreased Q.
In order to solve the problems, we have newly developed above-CMOS "pre-design" and "Q-compensation" methods. This paper describes these two methods and finally demonstrates that the L and Q values of the on-chip inductor can be independently and flexibly tuned by combining these above-CMOS methods. Furthermore, a low noise amplifier (LNA) design with above-CMOS technique is demonstrated to show the effectiveness of the proposed prototyping method.
Pre-Design Method
In order to increase the tuning range of L value in the increasing direction, highly area-efficient MIM capacitors are pre-designed with on-chip inductor and programmed with above-CMOS metal interconnects when required as shown in Fig. 2 . Large capacitance can be attached to the on-chip inductor and the effective L can be increased largely with small degradation in Q. In order to realize flexible capacitance adjustment with the above-CMOS interconnect programming, binary-weighted MIM capacitor array was utilized. Fig. 3 shows the measured L and Q variations by above-CMOS pre-design method. When 240 fF is added, for instance, 15.4% of L value increases at targeted operation frequency of 2.4 GHz. Degradation in Q is minimized to 16.3%.
Q-Compensation Method
Since parasitic components are added to the original on-chip inductor, Q value of the inductor degrades not only by the metal-pattern method but also by the pre-design method. We have developed a unique solution to solve this problem. In this method, named Q-compensation method, spiral inductor pattern which has an almost identical shape with the on-chip inductor is formed just above the on-chip inductor with the above-CMOS processing and connected in parallel to the on-chip inductor at several locations as schematically shown in Fig. 4 . The thickness of the on-chip spiral inductor pattern can be equivalently increased by the additional above-CMOS metal pattern and the effective series resistance of the inductor can be decreased, resulting in the increased Q value, while L value is slightly decreased by three-dimensional effect. Fig. 5 shows the evaluation results. It is clearly shown that the Q value was increased by the Q-compensation method, which is the first and the only way to increase the Q value in the various above-CMOS techniques. When 1 µm-thick spiral pattern was attached to the on-chip inductor, Q value at 2.4 GHz was increased by 11.1%. The thicker the above-CMOS metal pattern is, the larger the Q value may become. 
CMOS Chip Fabrication Dicing
Chip-by-Chip Inductance Tuning 
Combination Method
As already demonstrated, the above-CMOS metal-pattern method and pre-design method can decrease and increase the inductance of the on-chip inductor, respectively. The Q value, however, decreased in both cases. The Q-compensation method, on the other hand, Q value can be increased with almost maintained L value. Therefore, it can be concluded that by combining these above-CMOS methods, L and Q values of the on-chip inductor can be independently and arbitrary tuned.
Figs. 6 and 7 show the evaluation results. In the case of Fig.  6(a) , the pre-design method with 160 fF MIM capacitor was combined with the Q-compensation method. In the case of Fig.  6(b) , the metal pattern method with 75 µm "Ring" pattern was combined. Large L value modifications, i.e., +6.3% and -6.1% were measured at 2.4 GHz, respectively. Thanks to the Q-compensation method, the L value was able to be solely adjusted. Q-values were not degraded but almost maintained at the same level to the initial on-chip inductor in both cases. This is a realization of the ultimate above-CMOS inductor tuning technology.
Application to LNA Design
As one of example applications of the above-CMOS technology, LNA design is demonstrated. The circuit schematic is shown in Fig. 8(a) . It has three inductors: L g , L d , and L s . In this study, in order to adjust the input impedance matching frequency, we applied the above-CMOS technique to L g only.
Figure 8(b) shows a micrograph of the LNA before the above-CMOS processing. We tried not only "metal-pattern" method but also combination method ("metal-pattern" & "Q-compensation") as shown in Figs. 8(c) and (d) , respectively. S-parameters were measured over a frequency range from 1 to 3 GHz using a vector network analyzer with on-wafer probing. The power supply voltage was 1.8 V.
As shown in Fig. 9 , the input impedance matching frequency shifted toward the high-frequency region when metal pattern ("Ring") is placed on the center of the L g . However, gain (S21) decreased because of the degradation in Q. In the combination method, on the other hand, gain was maintained at almost the same level as that of the initial L g at the matched operation frequency.
Conclusion
Very simple yet flexible inductance tuning scheme has been developed using above-CMOS processing. Above-CMOS pre-design method using pre-fabricated MIM capacitors and above-CMOS programmable interconnects can increase an effective L value of the on-chip inductor widely. Above-CMOS Q-compensation method can increase the Q value of the on-chip inductor.
By combining these above-CMOS methods, effective L and Q values of the on-chip inductor can be independently and arbitrary tuned. The application of the above-CMOS technology to a LNA design was also demonstrated. This technology is applicable to any technology generation and very effective for rapid prototyping of RF-SoCs. 
